View TTP224N-ASD_8442828.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 1 of 12 ver :3 . 1 4 key touch pad detector ic general description the ttp224n - asd tontouch tm ic is capacitive sensing design specifically for touch pad controls. the device built in regulator for touch sensor. stable sensing method can cover diversity conditions. human interfaces control panel links through non - conductive dielectric material. the main application is focused at replacing of the mechanical switch or button. the assp can independently handle the 4 touch p ads with 4 direct output pins . features ? operating voltage 2. 4 v~5.5v ? built - in regulator with external enable/disable option ? operating current, @vdd=3v no load a t low power mode typical 2 . 5 ua, at fast mode typical 9 ua ? @vdd=3v operating voltage : the respo nse time about 6 0ms at fast mode, 16 0ms at low power mode ? sensitivity can adjust by the capacitance(0~50pf) outside for each touch pad ? provides fast mode and low power mode selection by pad option(lpmb pin) ? provides direct mode or toggle mode cmos output or open drain output active high or active low by pad option(tog/ od/ ahlb pin) . ? provides one output pin tpq0d that ha s no diode protection, active low ? have the maximum on time 120sec/6 4 sec/16sec/infinite by pad option(mot1, mot0 pin ) ? after power - on have about 0. 5 sec stable - time, during the time do not touch the key pad, and the function is disabled ? auto calibration for life, and the re - calibration period is about 4.0sec, when key has not be touched. application ? wide consumer product s ? button key replacement
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 2 of 12 ver :3 . 1 block diagram sm tog ahlb tpq0d tpq3 tpq2 tpq1 tpq0 od regen lpmb tp0 tp3 tp2 tp1 mot1 mot0 vreg regulator circuit control key-on & timing circuit system oscillator control circuit function option timing counter & circuit sensor oscillator circuit touch detecting detecting circuit reference sensor & circuit driver & mode output
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 3 of 12 ver :3 . 1 package list ttp224n - asd p ackage t ype is s sop - 20 , package configuration i s below p in description p in no. p in name type pad description 1 tp 0 i /o touch pad input pin 2 tp 1 i /o touch pad input pin 3 tp 2 i / o touch pad input pin 4 tp 3 i /o touch pad input pin 5 ahlb i - pl output active high or low option , default:0 6 vdd p positive power supply 7 vreg p internal regulator output pin 8 tog i - pl output type option , default:0 9 lpmb i - pl low power/fast mode option, default:0 10 mot 1 i - ph key maximum on time option, default: 1 11 mot 0 i - ph 1 2 vss p negative power supply, ground 1 3 regen i - ph internal regulator enable/ disable function option, default: 1 14 od i - ph output open - drain option, default: 1 1 5 sm i - ph single/multi key option, default: 1 1 6 tpq3 o direct output for tp3 touch input pin 1 7 tpq 2 o direct output for tp2 touch input pin 1 8 tpq1 o direct output for tp1 touch input pin 1 9 tpq0 o direct output for tp0 touch input pin 20 tpq0 d o d open dr ain output ( have no diode protective circuit) , active low for tp0 touch input pin note pin type i cmos input only i - ph cmos input and pull - high resister i - pl cmos input and pull - low resister o c mos push - pull output od o pen drain output , have no diode protective circuit i/o cmos i/o p power / ground pkg-asd 2014/6/4 01 01 05:47:30 pkg-asd . TTP224N-ASD lot no. date code tpq0d tpq0 tpq1 tpq2 tpq3 sm od regen vss 20 19 18 17 16 15 14 13 12 11 mot0 mot1 10 9 lpmb tog vreg 8 7 vdd ahlb tp3 tp2 tp1 6 5 4 3 2 tp0 1
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 4 of 12 ver :3 . 1 e lectri cal c haracteristics ? ? dc /ac characteristics ( test condition at room temperature= 25 ) parameter symbol conditions rating unit operating temperature top - 4 0 ~ + 85 storage temperature t stg - 50 ~ +125 supply voltage vdd ta=25 ? c vss - 0.3 ~vss+6.0 v input voltage v in ta=25 ? c vss - 0.3 to vdd+0.3 v human body mode esd 5 kv note: vss symbolizes for system ground parameter symbol test condition min. typ. max. unit operating voltage (internal regulato r disable) vdd r egulator disable 2.0 5.5 v operating voltage vdd r egulator en able 2. 4 - 5.5 v internal regulator output vreg r egulator en able 2.2 2. 3 2. 4 v operating current ( no load , r egulator enable) i op1 vdd=3v , at low power mode 2.5 ua vdd=3v , at fast mode 9 ua input ports v il input low voltage 0 - 0.2 vdd input ports v ih input high voltage 0.8 - 1.0 vdd output port sink current i ol vdd=3v, v ol =0.6v - 8 - ma output port source current i oh vdd=3v, v oh =2.4v - - 4 - ma input pin pull - high resistor r ph vdd=3v, 3 0 k ohm input pin pull - low resistor r pl vdd=3v, 2 5 k ohm output response time t r vdd=3v, at fast mode 60 ms vdd=3v, at low power mode 160 ms
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 5 of 12 ver :3 . 1 function description 1. sensitivity adjustment the total loading of elect rode size and capacitance of connecting line on pcb can affect the sensitivity. so the sensitivity adjustment must according to the practical application on pcb. the ttp224n - asd o ffers some methods for adjusting t he sensitivity outside. 1 - 1 by the electrod e size under other conditions are fixed. using a larger electrode size can increase sensitivity. otherwise it can decrease sensitivity. but the electrode size must use in the effective scope. 1 - 2 by the panel thickness under other conditions are fixed. usi ng a thinner panel can increase sensitivity. otherwise it can decrease sensitivity. but the panel thickness must be below the maximum value. 1 - 3 by the value of cs 0~cs3 (please see the down figure) under other conditions are fixed. add the capacitors c s 0~c s3 can fine tune the sensitivity for single key, that lets all keys sensitivity identical. when do not use any capacitor to vss, the sensitivity is most sensitive. when adding the values of cs 0~cs3 will reduce sensitivity in the useful range (0 Q cs 0~cs3 Q 50 pf). 2 . output mode (by tog, od, ahlb pad option) the ttp224n - asd outputs(tpq0~tpq3) has direct mode active high or low by ahlb pad option , has toggle mode by tog pad option and has open drain ( have diode protective circuit ) mode by od pad option. an other tp q 0 d is open drain active low output pin ha s no diode protective circuit . tog od ahlb pad t p q 0~tp3 o ption features remark 0 1 0 direct mode, cmos active high output default 0 1 1 direct mode, cmos active low output 0 0 0 direct mode, open drain active high output 0 0 1 direct mode, open drain active low output 1 1 0 toggle mode, coms output, power on state=0 1 1 1 toggle mode, coms output, power on state=1 1 0 0 toggle mode, power on state high - z, active high 1 0 1 toggle mode, power on state high - z, active low lpmb tog ahlb sm od regen mot1 mot0 vreg cs3 cs2 cs1 cs0 electrode k3 k0 k1 k2 tp3 tp2 tp1 vdd vdd tp0 vss tpq0 tpq0d tpq3 tpq2 tpq1
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 6 of 12 ver :3 . 1 tog pad tpq0d o ption features remark 0 direct mode, open drain active low output , power on state high - z default 1 toggle mode, open drain active low output , power on state high - z 3 . key operating mode (by sm pad o ption) ttp224n - asd ha s the single - key and multi - key functions by sm p ad option. sm option features remark 1 multi - key mode default 0 s ingle key mode multi - key mode : the tp0 - tp3 can be detected 2 keys or above 2 keys at the same time. sin gle - key mode : the tp0 - tp3 can be detected 1 key only at the same time, when any key be detected, the other 3 keys can not be detected. 4 . max imum key on duration time (by mot 0, mot1 pad option) if some objects cover in the sense pad, and causing the cha nge quantity enough to be detected. to prevent this, the ttp224n - asd se ts a timer to monitor the detection. the timer is the maximum on duration time. when the detection is over the timer, the system will return to the power - on initial state, and the outpu t becomes inactive until the next detection. mot1 mot0 option features remark 0 0 maximum on time 120sec 0 1 maximum on time 6 4 sec 1 0 maximum on time 16sec 1 1 infinite(disable maximum on time) default 5 . fast and low power mode selection (by lp mb pad option) the ttp224n - asd has fas t mode and low power mode to be selected. it depends on the state of lpmb pad. when the lpmb pin is connected to vdd, the ttp224n - asd runs in fast mode. when the lpmb pin is opened or connected to vss, the ttp224n - asd runs in low power mode. in the fast mode response time is faster, but the current consumption will be increased. in the low power mode it will be saving power, but will be slowing response time for first touch. when it awaked in fast mode, the response tim e is the same the fast mode. in this mode when detecting key touch, it will switch to fast mode. until the key touch is released and will keep a time about 8 sec. then it returns to low power mode. the states and timing of two modes please see below figure. p n n od_sch 2009/7/1 01 01 10:12:02 od_sch . ep en en tpq0 - tpq3 tpq0d
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 7 of 12 ver :3 . 1 ttp224n - asd timing diagram : lpmb option features remark 1 fast mode 0 low power mode default 6 . internal regulator enable/disable ttp224n - asd b uilt in regulator in the chip. the regulator can be set enable or disable by the regen pin. the re gen pin is open ed or connect ed to vdd, the regulator is enabled. the regen pin is connect ed to vss, the r egulator is disabled . when the internal regulator is disabled, the vreg pin must be connected to external vdd. regen option features remark 1 enable i nternal regulator default 0 disable internal regulator timing 2009/7/31 01 01 11:09:58 timing . (not really touch) key release ~125ms ~30ms ~125ms ~30ms ~125ms tp tpq about 8sec possible key touch key release timing fast mode key touch low power mode timing low power mode timing timing fast mode vss vdd low power mode lpmb vss vdd low power mode timing vss vdd ~30ms tp tpq vss vdd lpmb key touch key release vss vdd vss vdd fast mode
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 8 of 12 ver :3 . 1 application circuit ps 1. on pcb, the length of lines from touch pad to ic pin shorter is better. and the lines do not parallel and cross with other lines. 2 . the material of panel covering on the pcb can not include the metal or the electric element. the paints on the surfaces are the same. 3 . the c1 capacitor must be used between vdd and vss; and should be routed with very short tracks to the devices vdd and vss pins . 4 . the capacitance cs0~cs3 can be used to adjust the sensitivity. the value of cs0~ cs3 use smaller, then the sensitivity will be better. the sensitivity adjustment must according to the practical application on pcb. the range of cs0~cs3 value are 0~50pf. 5 . the sensitivity adjustment capacitors (c s 0~c s3 ) must use smaller temperatur e coefficient and more stable capacitors. such are x7r, npo for example. so for touch application, recommend to use npo capacitor, for reducing that the temperature varies to affect sensitivity. asd-app 2014/6/5 01 01 10:30:46 asd-app . TTP224N-ASD ssop-20 TTP224N-ASD application (enable internal regulator) vdd option features low power mode fast mode open lpmb vss vss vss vss open open option features maximum on time 64sec maximum on time 16sec infinite(disable maximum on time) maximum on time 120sec open open mot0 mot1 vss option features sm single key mode multi-key mode open pad tpq0d,tpq2d (has no diode protection) option features vdd vdd vdd vdd vdd vss vss vss vss vdd vdd vdd vdd toggle mode, open drain active low output, power on state high-z open direct mode, open drain active low output, power on state high-z tog pad tpq0~tp3 option features open direct mode, cmos active low output open open direct mode, cmos active high output open open open ahlb tog od toggle mode, power on state high-z, active low toggle mode, power on state high-z, active high toggle mode, coms output, power on state=1 toggle mode, coms output, power on state=0 direct mode, open drain active low output direct mode, open drain active high output open open open open open open output mode: key operation mode: fast and low power mode: maximum key on duration time: option table: c1 104 k3 k2 k1 k0 tpq0d 20 tpq0 19 tpq1 18 tpq2 17 tpq3 16 sm 15 od 14 regen 13 vss 12 mot0 11 10 mot1 9 lpmb 8 tog 7 vreg 6 vdd cs3 cs2 cs1 cs0 5 ahlb 4 tp3 3 tp2 2 tp1 1 tp0
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 9 of 12 ver :3 . 1 ps 1. on pcb, the length of lines from touch pad to ic pin shorter is better. and the lines do not parallel and cross with other lines. 2. the power supply must be stable. if the supply voltage drift or shift quickly, maybe causing sensitivi ty anomalies or false detections. 3. the material of panel covering on the pcb can not include the metal or the electric element. the paints on the surfaces are the same. 4. the c1 capacitor must be used between vdd and vss; and should be routed with very short tracks to the devices vdd and vss pins. 5. the capacitance cs0~cs3 can be used to adjust the sensitivity. the value of cs0~cs3 use smaller, then the sensitivity will be better. the sensitivity adjustment must according to the practica l application on pcb. the range of cs0~cs3 value are 0~50pf. 6. the sensitivity adjustment capacitors (c s 0~c s3 ) must use smaller temperature coefficient and more stable capacitors. such are x7r, npo for example. so for touch application, recommend to use npo capacitor, for reducing that the temperature varies to affect sensitivity. asd-app2 2014/6/5 01 01 10:32:36 asd-app2 . TTP224N-ASD application (disable internal regulator) TTP224N-ASD ssop-20 vdd option features low power mode fast mode open lpmb vss vss vss vss open open option features maximum on time 64sec maximum on time 16sec infinite(disable maximum on time) maximum on time 120sec open open mot0 mot1 vss option features sm single key mode multi-key mode open pad tpq0d,tpq2d (has no diode protection) option features vdd vdd vdd vdd vdd vss vss vss vss vdd vdd vdd vdd toggle mode, open drain active low output, power on state high-z open direct mode, open drain active low output, power on state high-z tog pad tpq0~tp3 option features open direct mode, cmos active low output open open direct mode, cmos active high output open open open ahlb tog od toggle mode, power on state high-z, active low toggle mode, power on state high-z, active high toggle mode, coms output, power on state=1 toggle mode, coms output, power on state=0 direct mode, open drain active low output direct mode, open drain active high output open open open open open open output mode: key operation mode: fast and low power mode: maximum key on duration time: c1 104 k3 k2 k1 k0 tpq0d 20 tpq0 19 tpq1 18 tpq2 17 tpq3 16 sm 15 od 14 regen 13 vss 12 mot0 11 10 mot1 9 lpmb 8 tog 7 vreg 6 vdd cs3 cs2 cs1 cs0 5 ahlb 4 tp3 3 tp2 2 tp1 1 tp0 option table:
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 10 of 12 ver :3 . 1 package type: s s o p - 2 0 package outline dimension
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 11 of 12 ver :3 . 1
preliminary ttp224n - asd tontouch tm 20 1 4 / 0 6 / 0 5 page 12 of 12 ver :3 . 1 order information a. package form: ttp224n - asd b. chip form: tc p224n c. wafer base: td p224 - 02 revise histo ry 1. 2009/06/ 30 - original version v1.0 2. 2009/ 0 8 / 25 ? v2.0 add the ttp224n - asd 3. 20 10 / 0 6 / 08 ? v3.0 add the ttp224l - asd 4. 2014/06/05 ? v3.1 remove ttp224 - asd and ttp224l - asd function

▲Up To Search▲

Price & Availability of TTP224N-ASD

	To Download TTP224N-ASD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .